View CY7C4221_196988.PDF datasheet online --- IC-ON-LINE

Datasheet File OCR Text:

241/42
CY7C4421/4201/4211/4221 CY7C4231/4241/4251
64/256/512/1K/2K/4K/8K x 9 Synchronous FIFOs
Features
* High-speed, low-power, first-in, first-out (FIFO) memories * 64 x 9 (CY7C4421) * 256 x 9 (CY7C4201) * 512 x 9 (CY7C4211) * 1K x 9 (CY7C4221) * 2K x 9 (CY7C4231) * 4K x 9 (CY7C4241) * 8K x 9 (CY7C4251) * High-speed 100-MHz operation (10 ns read/write cycle time) * Low power (ICC = 35 mA) * Fully asynchronous and simultaneous read and write operation * Empty, Full, and Programmable Almost Empty and Almost Full status flags * TTL-compatible * Expandable in width * Output Enable (OE) pin * Independant read and write enable pins * Center power and ground pins for reduced noise * Width Expansion Capability * Space saving 7mm x 7mm 32-pin TQFP * 32-pin PLCC * Pin compatible and functionally equivalent to IDT72421, 72201, 72211, 72221, 72231, 72241
Functional Description
THe CY7C42X1 are high-speed, low-power, first-in first-out (FIFO) memories with clocked read and write interfaces. All are 9 bits wide. The CY7C42X1 are pin-compatible to IDT722X1. Programmable features include Almost Full/Almost Empty flags. These FIFOs provide solutions for a wide variety of data buffering needs, including high-speed data acquisition, multiprocessor interfaces, and communications buffering. These FIFOs have 9-bit input and output ports that are controlled by separate clock and enable signals. The input port is controlled by a free-running clock (WCLK) and two write-enable pins (WEN1, WEN2/LD). When WEN1 is LOW and WEN2/LD is HIGH, data is written into the FIFO on the rising edge of the WCLK signal. While WEN1, WEN2/LD is held active, data is continually written into the FIFO on each WCLK cycle. The output port is controlled in a similar manner by a free-running read clock (RCLK) and two read-enable pins (REN1, REN2). In addition, the CY7C42X1 has an output enable pin (OE). The read (RCLK) and write (WCLK) clocks may be tied together for single-clock operation or the two clocks may be run independently for asynchronous read/write applications. Clock frequencies up to 100 MHz are achievable. Depth expansion is possible using one enable input for system control, while the other enable is controlled by expansion logic to direct the flow of data.
Logic Block Diagram
D0 - 8 INPUT REGISTER
Pin Configuration
PLCC Top View
4 3 2 1 32 31 30 29 5 28 6 27 7 26 8 9 25 10 24 11 23 12 22 21 13 141516 17 181920 EF FF Q0 Q1 Q2 Q3 Q4 D2 D3 D4 D5 D6 D7 D8 FLAG PROGRAM REGISTER D1 D0 PAF PAE GND REN1 RCLK REN2 OE EF PAE PAF FF D2 RS WEN1 WCLK WEN2/LD VCC Q8 Q7 Q6 Q5 42X1-2 FLAG LOGIC Dual Port RAM Array 64 x 9
WCLK WEN1 WEN2/LD
WRITE CONTROL
TQFP Top View
D4 D5 D6 D7 D8 RS 24 23 22 21 20 19 18 17 9 10 11 12 13 14 15 16 42X1-3 OE EF FF Q0 Q1 Q2 Q3 Q4 D3
WRITE POINTER
8k x 9
READ POINTER
32 31 30 29 28 27 26 25 RS RESET LOGIC D1 D0 PAF PAE GND REN1 RCLK REN2 1 2 3 4 5 6 7 8 WEN1 WCLK WEN2/LD VCC Q8 Q7 Q6 Q5
THREE-ST ATE OUTPUTREGISTER OE Q0 - 8
READ CONTROL
RCLK REN1 REN2 42X1-1
Cypress Semiconductor Corporation
*
3901 North First Street
*
San Jose * CA 95134 * 408-943-2600 March 1995 - Revised September 30, 1997
CY7C4421/4201/4211/4221 CY7C4231/4241/4251
Functional Description (continued)
The CY7C42X1 provides four status pins: Empty, Full, Almost Empty, Almost Full. The Almost Empty/Almost Full flags are programmable to single word granularity. The programmable flags default to Empty - 7 and Full - 7. The flags are synchronous, i.e., they change state relative to either the read clock (RCLK) or the write clock (WCLK). When entering or exiting the Empty and Almost Empty states, the flags are updated exclusively by the RCLK. The flags denoting Almost Full, and Full states are updated exclusively by WCLK. The synchronous flag architecture guarantees that the flags maintain their status for at least one cycle All configurations are fabricated using an advanced 0.65 N-Well CMOS technology. Input ESD protection is greater than 2001V, and latch-up is prevented by the use of guard rings.
Selection Guide
CY7C42X1-10 Maximum Frequency (MHz) Maximum Access Time (ns) Minimum Cycle Time (ns) Minimum Data or Enable Set-Up (ns) Minimum Data or Enable Hold (ns) Maximum Flag Delay (ns) Active Power Supply Current (ICC1) Commercial Industrial 100 8 10 3 0.5 8 35 40 CY7C42X1-15 66.7 10 15 4 1 10 35 40 CY7C42X1-25 40 15 25 6 1 15 35 40 CY7C42X1-35 28.6 20 35 7 2 20 35 40
CY7C4421 Density 64 x 9
CY7C4201 256 x 9
CY7C4211 512 x 9
CY7C4221 1K x 9
CY7C4231 2K x 9
CY7C4241 4K x 9
CY7C4251 8K x 9
Maximum Ratings
(Above which the useful life may be impaired. For user guidelines, not tested.) Storage Temperature ...................................-65C to +150C Ambient Temperature with Power Applied ...............................................-55C to +125C Supply Voltage to Ground Potential ............... -0.5V to +7.0V DC Voltage Applied to Outputs in High Z State ............................................... -0.5V to +7.0V DC Input Voltage............................................ -3.0V to +7.0V Output Current into Outputs (LOW) ............................. 20 mA
Static Discharge Voltage ........................................... >2001V (per MIL-STD-883, Method 3015) Latch-Up Current..................................................... >200 mA
Operating Range
Range Commercial Industrial
[1]
Ambient Temperature 0C to +70C -40C to +85C
VCC 5V 10% 5V 10%
Note: 1. TA is the "instant on" case temperature.
2
CY7C4421/4201/4211/4221 CY7C4231/4241/4251
Pin Definitions
Signal Name D0-8 Q0-8 WEN1 Description Data Inputs Data Outputs Write Enable 1 I/O I O I Data Inputs for 9-bit bus Data Outputs for 9-bit bus The only write enable when device is configured to have programmable flags. Data is written on a LOW-to-HIGH transition of WCLK when WEN1 is asserted and FF is HIGH. If the FIFO is configured to have two write enables, data is written on a LOW-to-HIGH transition of WCLK when WEN1 is LOW and WEN2/LD and FF are HIGH. If HIGH at reset, this pin operates as a second write enable. If LOW at reset, this pin operates as a control to write or read the programmable flag offsets. WEN1 must be LOW and WEN2 must be HIGH to write data into the FIFO. Data will not be written into the FIFO if the FF is LOW. If the FIFO is configured to have programmable flags, WEN2/LD is held LOW to write or read the programmable flag offsets. Enables the device for Read operation. The rising edge clocks data into the FIFO when WEN1 is LOW and WEN2/LD is HIGH and the FIFO is not Full. When LD is asserted, WCLK writes data into the programmable flag-offset register. The rising edge clocks data out of the FIFO when REN1 and REN2 are LOW and the FIFO is not Empty. When WEN2/LD is LOW, RCLK reads data out of the programmable flag-offset register. When EF is LOW, the FIFO is empty. EF is synchronized to RCLK. When FF is LOW, the FIFO is full. FF is synchronized to WCLK. When PAE is LOW, the FIFO is almost empty based on the almost empty offset value programmed into the FIFO. When PAF is LOW, the FIFO is almost full based on the almost full offset value programmed into the FIFO. Resets device to empty condition. A reset is required before an initial read or write operation after power-up. When OE is LOW, the FIFO's data outputs drive the bus to which they are connected. If OE is HIGH, the FIFO's outputs are in High Z (high-impedance) state. Description
WEN2/LD Dual Mode Pin
Write Enable 2 Load
I I
REN1, REN2 WCLK
Read Enable Inputs Write Clock
I I
RCLK
Read Clock
I
EF FF PAE PAF RS OE
Empty Flag Full Flag Programmable Almost Empty Programmable Almost Full Reset Output Enable
O O O O I I
3
CY7C4421/4201/4211/4221 CY7C4231/4241/4251
Electrical Characteristics Over the Operating Range[2]
7C42X1-10 Parameter VOH VOL VIH VIL IIX IOS[3] IOZL IOZH ICC1[4] ICC2[5] Description Output HIGH Voltage Output LOW Voltage Input HIGH Voltage Input LOW Voltage Input Leakage Current Output Short Circuit Current Output OFF, High Z Current Active Power Supply Current Average Standby Current VCC = Max. VCC = Max., VOUT = GND OE > VIH, VSS < VO < VCC Com'l Ind Com'l Ind Test Conditions VCC = Min., IOH = -2.0 mA VCC = Min., IOL = 8.0 mA 2.2 -3.0 -10 -90 -10 +10 35 40 10 15 Min. 2.4 0.4 VCC 0.8 +10 2.2 -3.0 -10 -90 -10 +10 35 40 10 15 Max. 7C42X1-15 Min. 2.4 0.4 VCC 0.8 +10 2.2 -3.0 -10 -90 -10 +10 35 40 10 15 Max. 7C42X1-25 Min. 2.4 0.4 VCC 0.8 +10 2.2 -3.0 -10 -90 -10 +10 35 40 10 15 Max. 7C42X1-35 Min. 2.4 0.4 VCC 0.8 +10 Max. Unit V V V V mA mA mA mA mA mA mA
Capacitance[6]
Parameter CIN COUT Description Input Capacitance Output Capacitance Test Conditions TA = 25C, f = 1 MHz, VCC = 5.0V Max. 5 7 Unit pF pF
AC Test Loads and Waveforms[7, 8]
R1 1.1K 5V OUTPUT CL INCLUDING JIG AND SCOPE Equivalent to: THE VENIN EQUIVALENT 420 OUTPUT R2 680W 3.0V GND 3 ns
ALL INPUT PULSES
90% 10% 90% 10% 3 ns
42X1-5
42X1-4
1.91V
Notes: 2. See the last page of this specification for Group A subgroup testing information. 3. Test no more than one output at a time for not more than one second. 4. Outputs open. Tested at Frequency = 20 MHz. 5. All inputs = VCC - 0.2V, except WCLK and RCLK, which are switching at 20 MHz. 6. Tested initially and after any design or process changes that may affect these parameters. 7. CL = 30 pF for all AC parameters except for tOHZ. 8. CL = 5 pF for tOHZ.
4
CY7C4421/4201/4211/4221 CY7C4231/4241/4251
Switching Characteristics Over the Operating Range
7C42X1-10 Parameter tS tA tCLK tCLKH tCLKL tDS tDH tENS tENH tRS tRSS tRSR tRSF tOLZ tOE tOHZ tWFF tREF tPAF tPAE tSKEW1 tSKEW2 Description Clock Cycle Frequency Data Access Time Clock Cycle Time Clock HIGH Time Clock LOW Time Data Set-Up Time Data Hold Time Enable Set-Up Time Enable Hold Time Reset Pulse Width
[9]
7C42X1-15 Min. 2 15 6 6 4 1 4 1 15 10 10 Max. 66.7 10
7C42X1-25 Min. 2 25 10 10 6 1 6 1 25 15 15 Max. 40 15
7C42X1-35 Min. 2 35 14 14 7 2 7 2 35 20 20 Max. 28.6 20 Unit MHz ns ns ns ns ns ns ns ns ns ns ns 35 0 3 3 15 15 20 20 20 20 12 20 ns ns ns ns ns ns ns ns ns ns
Min. 2 10 4.5 4.5 3 0.5 3 0.5 10 8 8
Max. 100 8
Reset Set-Up Time Reset Recovery Time Reset to Flag and Output Time Output Enable to Output in Low Z Output Enable to Output Valid Output Enable to Output in High Z Write Clock to Full Flag Read Clock to Empty Flag Clock to Programmable Almost-Full Flag Clock to Programmable Almost-Full Flag Skew Time between Read Clock and Write Clock for Empty Flag and Full Flag Skew Time between Read Clock and Write Clock for Almost-Empty Flag and Almost-Full Flag
[10] [10]
10 0 3 3 7 7 8 8 8 8 5 10 6 15 0 3 3
15 0 8 8 10 10 10 10 10 18 3 3
25 12 12 15 15 15 15
Notes: 9. Pulse widths less than minimum values are not allowed. 10. Values guaranteed by design, not currently tested.
5
CY7C4421/4201/4211/4221 CY7C4231/4241/4251
Switching Waveforms
Write Cycle Timing
tCLKH WCLK tDS D0 -D8 tENS WEN1 tENH
NO OPERATION
tCLK tCLKL
tDH
WEN2 (if applicable) FF tSKEW1 RCLK
NO OPERATION
tWFF
tWFF
[11]
REN1,REN2
42X1-6
Read Cycle Timing
tCLKH RCLK tENS REN1,REN2 tREF EF tA Q0 -Q8 tOLZ tOE OE tENH
tCKL tCLKL
NO OPERATION
tREF
VALID DATA
tOHZ
tSKEW1 WCLK
[12]
WEN1
WEN2
42X1-7
Notes: 11. tSKEW1 is the minimum time between a rising RCLK edge and a rising WCLK edge to guarantee that FF will go HIGH during the current clock cycle. If the time between the rising edge of RCLK and the rising edge of WCLK is less than tSKEW1, then FF may not change state until the next WCLK rising edge. 12. tSKEW1 is the minimum time between a rising WCLK edge and a rising RCLK edge to guarantee that EF will go HIGH during the current clock cycle. It the time between the rising edge of WCLK and the rising edge of RCLK is less than tSKEW1, then EF may not change state until the next RCLK rising edge.
6
CY7C4421/4201/4211/4221 CY7C4231/4241/4251
Switching Waveforms (continued)
Reset Timing[13]
tRS RS tRSS REN1, REN2 tRSS WEN1 tRSS WEN2/LD
[15]
tRSR
tRSR
tRSR
tRSF EF,PAE tRSF FF,PAF, tRSF Q0 - Q8 OE=0
42X1-8
OE=1 [14]
Notes: 13. The clocks (RCLK, WCLK) can be free-running during reset. 14. After reset, the outputs will be LOW if OE = 0 and three-state if OE=1. 15. Holding WEN2/LD HIGH during reset will make the pin act as a second enable pin. Holding WEN2/LD LOW during reset will make the pin act as a load enable for the programmable flag offset registers.
7
CY7C4421/4201/4211/4221 CY7C4231/4241/4251
Switching Waveforms (continued)
First Data Word Latency after Reset with Simultaneous Read and Write
WCLK tDS D0 -D8 tENS WEN1 WEN2 (if applicable) tSKEW1 RCLK tREF EF tA REN1, REN2
[17]
D0 (FIRSTVALID WRITE)
D1
D2
D3
D4
tFRL
[16]
tA
Q0 -Q8 tOLZ tOE OE
D0
D1
42X1-9
Notes: 16. When t SKEW1 > minimum specification, tFRL (maximum) = tCLK + tSKEW1. When tSKEW1 < minimum specification, tFRL (maximum) = either 2*tCLK + tSKEW1 or tCLK + tSKEW1. The Latency Timing applies only at the Empty Boundary (EF = LOW). 17. The first word is available the cycle after EF goes HIGH, always.
8
CY7C4421/4201/4211/4221 CY7C4231/4241/4251
Switching Waveforms (continued)
Empty Flag Timing
WCLK tDS D0 -D8 tENS WEN1 tENS WEN2 (if applicable) tFRL RCLK tSKEW1 EF REN1, REN2 LOW OE tA Q0 -Q8 DATA IN OUTPUT REGISTER DATA READ
42X1-10
tDS DATAWRITE1 tENH tENS tENH tENS tENH DATAWRITE2 tENH
[16]
tFRL
[16]
tREF
tREF
tSKEW1
tREF
9
CY7C4421/4201/4211/4221 CY7C4231/4241/4251
Switching Waveforms (continued)
Full Flag Timing
WCLK tSKEW1 D0 -D8 tWFF FF
[11]
NO WRITE
NO WRITE
NO WRITE
tDS
tSKEW1 [11] DATA WRITE tWFF tWFF
DATA WRITE
WEN1
WEN2 (if applicable)
RCLK tENH REN1, REN2 tENS tENS tENH
OE
LOW tA tA DATA READ NEXT DATA READ
42X1-11
Q0 -Q8
DATA IN OUTPUT REGISTER
10
CY7C4421/4201/4211/4221 CY7C4231/4241/4251
Switching Waveforms (continued)
Programmable Almost Empty Flag Timing
tCLKH WCLK tENS tENH WEN1 tCLKL
WEN2 (if applicable) tENS tENH PAE tSKEW2 RCLK tENS REN1, REN2
42X1-12
Note 19 tPAE
N + 1 WORDS INFIFO
[18]
Note 20
tPAE
tENS tENH
Programmable Almost Full Flag Timing
tCLKH WCLK tENS tENH WEN1 tCLKL
Note 21
WEN2 (if applicable) tENS tENH PAF FULL - M+1 WORDS IN FIFO
Note 22 tPAF FULL - M WORDS IN FIFO [23] tSKEW2 [24] tPAF
RCLK tENS REN1, REN2
42X1-13
tENS tENH
Notes: 18. tSKEW2 is the minimum time between a rising WCLK and a rising RCLK edge for PAE to change state during that clock cycle. If the time between the edge of WCLK and the rising RCLK is less than tSKEW2, then PAE may not change state until the next RCLK. 19. PAE offset = n. 20. If a read is performed on this rising edge of the read clock, there will be Empty + (n - 1) words in the FIFO when PAE goes LOW. 21. If a write is performed on this rising edge of the write clock, there will be Full - (m - 1) words of the FIFO when PAF goes LOW. 22. PAF offset = m. 23. 64-m words for CY7C4421, 256 - m words in FIFO for CY7C4201, 512 - m words for CY7C4211, 1024 - m words for CY7C4221, 2048 - m words for CY7C4231, 4096 - m words for CY7C4241, 8192 - m words for CY7C4251. 24. tSKEW2 is the minimum time between a rising RCLK edge and a rising WCLK edge for PAF to change during that clock cycle. If the time between the rising edge of RCLK and the rising edge of WCLK is less than tSKEW2, then PAF may not change state until the next WCLK.
11
CY7C4421/4201/4211/4221 CY7C4231/4241/4251
Switching Waveforms (continued)
Write Programmable Registers
tCLK tCLKH WCLK tENS WEN2/LD tENS WEN1 tDS D0 -D8 PAE OFFSET LSB PAE OFFSET MSB PAF OFFSET LSB PAF OFFSET MSB
42X1-14
tCLKL
tENH
tDH
Read Programmable Registers
tCLK tCLKH RCLK tENS WEN2/LD tENS REN1, REN2 tA Q0 -Q8 UNKNOWN PAE OFFSET LSB PAE OFFSET MSB PAF OFFSET LSB
42X1-15
tCLKL
tENH
PAF OFFSET MSB
Architecture
The CY7C42X1 consists of an array of 64 to 8K words of 9 bits each (implemented by a dual-port array of SRAM cells), a read pointer, a write pointer, control signals (RCLK, WCLK, REN1, REN2, WEN1, WEN2, RS), and flags (EF PAE, PAF FF). , ,
Resetting the FIFO
Upon power-up, the FIFO must be reset with a Reset (RS) cycle. This causes the FIFO to enter the Empty condition signified by EF being LOW. All data outputs (Q0-8) go LOW tRSF after the rising edge of RS. In order for the FIFO to reset to its default state, a falling edge must occur on RS and the user must not read or write while RS is LOW. All flags are guaranteed to be valid tRSF after RS is taken LOW.
rising edge of the WCLK signal. Similarly, when the REN1 and REN2 signals are active LOW, data in the FIFO memory will be presented on the Q0-8 outputs. New data will be presented on each rising edge of RCLK while REN1 and REN2 are active. REN1 and REN2 must set up tENS before RCLK for it to be a valid read function. WEN1 and WEN2 must occur tENS before WCLK for it to be a valid write function. An output enable (OE) pin is provided to three-state the Q0-8 outputs when OE is asserted. When OE is enabled (LOW), data in the output register will be available to the Q0-8 outputs after tOE. The FIFO contains overflow circuitry to disallow additional writes when the FIFO is full, and underflow circuitry to disallow additional reads when the FIFO is empty. An empty FIFO maintains the data of the last valid read on its Q0-8 outputs even after additional reads occur. Write Enable 1 (WEN1) - If the FIFO is configured for programmable flags, Write Enable 1 (WEN1) is the only write enable control pin. In this configuration, when Write Enable 1
FIFO Operation
When the WEN1 signal is active LOW and WEN2 is active HIGH, data present on the D0-8 pins is written into the FIFO on each
12
CY7C4421/4201/4211/4221 CY7C4231/4241/4251
(WEN1) is LOW, data can be loaded into the input register and RAM array on the LOW-to-HIGH transition of every write clock (WCLK). Data is stored is the RAM array sequentially and independently of any on-going read operation. Write Enable 2/Load (WEN2/LD) - This is a dual-purpose pin. The FIFO is configured at Reset to have programmable flags or to have two write enables, which allows for depth expansion. If Write Enable 2/Load (WEN2/LD) is set active HIGH at Reset (RS=LOW), this pin operates as a second write enable pin. If the FIFO is configured to have two write enables, when Write Enable (WEN1) is LOW and Write Enable 2/Load (WEN2/LD) is HIGH, data can be loaded into the input register and RAM array on the LOW-to-HIGH transition of every write clock (WCLK). Data is stored in the RAM array sequentially and independently of any on-going read operation. When the device is configured for programmable flags and both WEN2/LD and WEN1 are LOW, the first LOW-to-HIGH transition of WCLK writes data from the data inputs to the empty offset least significant bit (LSB) register. The second, third, and fourth LOW-to-HIGH transitions of WCLK store data in the empty offset most significant bit (MSB) register, full offset LSB register, and full offset MSB register, respectively, when WEN2/LD and WEN1 are LOW. The fifth LOW-to-HIGH transition of WCLK while WEN2/LD and WEN1 are LOW writes data to the empty LSB register again. Figure 1 shows the registers sizes and default values for the various device types. It is not necessary to write to all the offset registers at one time. A subset of the offset registers can be written; then by bringing the WEN2/LD input HIGH, the FIFO is returned to normal read and write operation. The next time WEN2/LD is brought LOW, a write operation stores data in the next offset register in sequence. The contents of the offset registers can be read to the data outputs when WEN2/LD is LOW and both REN1 and REN2 are LOW. LOW-to-HIGH transitions of RCLK read register contents to the data outputs. Writes and reads should not be preformed simultaneously on the offset registers.
512 x 9 0 8 7
Empty Offset (LSB) Reg. Default Value = 007h
Programming
When WEN2/LD is held LOW during Reset, this pin is the load (LD) enable for flag offset programming. In this configuration, WEN2/LD can be used to access the four 8-bit offset registers contained in the CY7C42X1 for writing or reading data to these registers.
64 x 9 8 65 0 8 256 x 9 7
Empty Offset (LSB) Reg. Default Value = 007h
1K x 9 0 8 7
Empty Offset (LSB) Reg. Default Value = 007h
0
Empty Offset (LSB) Reg. Default Value = 007h
8
0
8
0
8
1
(MSB) 0
0
8
1
(MSB) 00
0
8
65
Full Offset (LSB) Reg Default Value = 007h
0
8
7
Full Offset (LSB) Reg Default Value = 007h
0
8
7
Full Offset (LSB) Reg Default Value = 007h
0
8
7
Full Offset (LSB) Reg Default Value = 007h
0
8
0
8
0
8
1
(MSB) 0
0
8
1
(MSB) 00
0
2K x 9 8 7
Empty Offset (LSB) Reg. Default Value = 007h
4K x 9 0 8 7
Empty Offset (LSB) Reg. Default Value = 007h
8K x 9 0 8 7
Empty Offset (LSB) Reg. Default Value = 007h
0
8
2
(MSB) 000
0
8
3
(MSB) 0000
0
8
4
(MSB) 00000
0
8
7
Full Offset (LSB) Reg Default Value = 007h
0
8
7
Full Offset (LSB) Reg Default Value = 007h
0
8
7
Full Offset (LSB) Reg Default Value = 007h
0
8
2
(MSB) 000
0
8
3
(MSB) 0000
0
8
4
(MSB) 00000
0
Figure 1. Offset Register Location and Default Values
13
CY7C4421/4201/4211/4221 CY7C4231/4241/4251
Programmable Flag (PAE, PAF) Operation Whether the flag offset registers are programmed as described in Table 1 or the default values are used, the programmable almost-empty flag (PAE) and programmable almost-full flag (PAF) states are determined by their corresponding offset registers and the difference between the read and write pointers. Table 1. Writing the Offset Registers LD 0 WEN 0 WCLK[25] Selection Empty Offset (LSB) Empty Offset (MSB) Full Offset (LSB) Full Offset (MSB) No Operation Write Into FIFO No Operation and is LOW when the FIFO contains n or fewer unread words. PAE is set HIGH by the LOW-to-HIGH transition of RCLK when the FIFO contains (n+1) or greater unread words. The number formed by the full offset least significant bit register and full offset most significant bit register is referred to as m and determines the operation of PAF. PAE is synchronized to the LOW-to-HIGH transition of WCLK by one flip-flop and is set LOW when the number of unread words in the FIFO is greater than or equal to CY7C4421. (64 - m), CY7C4201 (256 - m), CY7C4211 (512 - m), CY7C4221 (1K - m), CY7C4231 (2K - m), CY7C4241 (4K - m), and CY7C4251 (8K - m). PAF is set HIGH by the LOW-to-HIGH transition of WCLK when the number of available memory locations is greater than m.
0 1 1
1 0 1
The number formed by the empty offset least significant bit register and empty offset most significant register is referred to as n and determines the operation of PAE. PAE is synchronized to the LOW-to-HIGH transition of RCLK by one flip-flop Table 2. Status Flags Number of Words in FIFO CY7C4421 0 1 to n
[26]
CY7C4201 0 1 to n
[26]
CY7C4211 0 1 to n
[26]
FF H H H H H L
PAF H H H H L L
PAE L L H H H H
EF L H H H H H
(n+1) to 32 33 to (64 - (m+1)) (64 - m)[27] to 63 64
(n+1) to 128 129 to (256 - (m+1)) (256 - m)[27] to 255 256
(n+1) to 256 257 to (512 - (m+1)) (512 - m)[27] to 511 512
Number of Words in FIFO CY7C4221 0 1 to n
[26]
CY7C4231 0 1 to n
[26]
CY7C4241 0 1 to n
[26]
CY7C4251 0 1 to n
[26]
FF H H H H H L
PAF H H H H L L
PAE L L H H H H
EF L H H H H H
(n+1) to 512 (1024 - m) 1024
[27]
(n+1) to 1024 to 1023 (2048 - m) 2048
[27]
(n+1) to 2048 to 2047 (4096 - m) 4096
[27]
(n+1) to 4096 to 4095 (8192 - m) 8192
[27]
513 to (1024 - (m+1)) 1025 to (2048 - (m+1)) 2049 to (4096 - (m+1)) 4097 to (8192 - (m+1)) to 8191
Notes: 25. The same selection sequence applies to reading from the registers. REN1 and REN2 are enabled and a read is performed on the LOW-to-HIGH transition of RCLK. 26. n = Empty Offset (n=7 default value). 27. m = Full Offset (m=7 default value).
14
CY7C4421/4201/4211/4221 CY7C4231/4241/4251
Width Expansion Configuration
Word width may be increased simply by connecting the corresponding input controls signals of multiple devices. A composite flag should be created for each of the end-point status flags (EF and FF). The partial status flags (PAE and PAF) can be detected from any one device. Figure 2 demonstrates a 18-bit word width by using two CY7C42X1s. Any word width can be attained by adding additional CY7C42X1s. When the CY7C42X1 is in a Width Expansion Configuration, the Read Enable (REN2) control input can be grounded (See Figure 2). In this configuration, the Write Enable 2/Load (WEN2/LD) pin is set to LOW at Reset so that the pin operates as a control to load and read the programmable flag offsets.
Flag Operation
The CY7C42X1 devices provide four flag pins to indicate the condition of the FIFO contents. Empty, Full, PAE, and PAF are synchronous. Full Flag The Full Flag (FF) will go LOW when device is full. Write operations are inhibited whenever FF is LOW regardless of the state of WEN1 and WEN2/LD. FF is synchronized to WCLK, i.e., it is exclusively updated by each rising edge of WCLK. Empty Flag The Empty Flag (EF) will go LOW when the device is empty. Read operations are inhibited whenever EF is LOW, regardless of the state of REN1 and REN2. EF is synchronized to RCLK, i.e., it is exclusively updated by each rising edge of RCLK.
RESET (RS) DATA IN (D) 18
9 9
RESET (RS)
WRITE CLOCK (WCLK) WRITE ENABLE 1 (WEN1) WRITE ENABLE 2/LOAD (WEN2/LD) PROGRAMMABLE (PAF) FULL FLAG (FF) # 1 FF FULL FLAG (FF) # 2
9
CY7C42X1 CY7C42X1
READ CLOCK (RCLK) READ ENABLE 1 (REN1) OUTPUT ENABLE (OE) PROGRAMMABLE (PAE) EMPTY FLAG (EF) #1 EF EMPTY FLAG (EF) #2 FF
9
EF
DATA OUT (Q)
18
Read Enable 2 (REN2)
Read Enable 2 (REN2)
42X1-16
Figure 2. Block Diagram of 64 x 9,256 x 9,512 x 9,1024 x 9,2048 x 9,4096 x 9,8192 x 9 Synchronous FIFO Memory Used in a Width Expansion Configuration
15
CY7C4421/4201/4211/4221 CY7C4231/4241/4251
Typical AC and DC Characteristics
NORMALIZED SUPPLY CURRENT vs. SUPPLY VOLTAGE 1.4 NORMALIZED I CC NORMALIZED I CC 1.2 1.0 0.8 0.6 4 VIN =3.0V TA =25C f=100MHz 4.5 5 5.5 6 1.20 1.10 1.00 0.90 0.80 -55 NORMALIZED SUPPLY CURRENT vs. AMBIENT TEMPERATURE VIN =3.0V VCC =5.0V f=100MHz NORMALIZED SUPPLY CURRENT vs. FREQUENCY 1.10 NORMALIZED I CC 1.00 0.90 0.80 0.70 25 125 0.60 0 25 50 75 100 FREQUENCY (MHz) VCC =5.0V TA =25C VIN =3.0V
SUPPLY VOLTAGE (V)
AMBIENT TEMPERATURE (C)
NORMALIZED tA vs. SUPPLY VOLTAGE 1.2 NORMALIZED t A 1.1 1.0 0.9 0.8 4 4.5 5 5.5 6 SUPPLY VOLTAGE (V) OUTPUT SOURCE CURRENT vs. OUTPUT VOLTAGE 55 NORMALIZED tA 1.50
NORMALIZED tA vs. AMBIENT TEMPERATURE 40 VCC =5.0V 1.25 Delta t A (ns) 25 1.00 0.75 0.50 -55
TYPICAL t A CHANGE vs. OUTPUT LOADING
10 VCC =5.0V TA =25C
25
125
0 0 200 400 600 800 1000
AMBIENT TEMPERATURE (C) OUTPUT SINK CURRENT vs. OUTPUT VOLTAGE 160 140 120 100 80 60 40 20 0 0 1 2 3 4 OUTPUT VOLTAGE (V)
CAPACITANCE (pF)
OUTPUT SOURCE CURRENT (mA)
45
35 25 0 1 2 3 4
OUTPUT VOLTAGE (V)
OUTPUT SINK CURRENT (mA)
16
CY7C4421/4201/4211/4221 CY7C4231/4241/4251
Ordering Information
64 x 9 Synchronous FIFO Speed (ns) 10 Ordering Code CY7C4421-10AC CY7C4421-10JC CY7C4421-10AI CY7C4421-10JI 15 CY7C4421-15AC CY7C4421-15JC CY7C4421-15AI CY7C4421-15JI 25 CY7C4421-25AC CY7C4421-25JC CY7C4421-25AI CY7C4421-25JI 35 CY7C4421-35AC CY7C4421-35JC CY7C4421-35AI CY7C4421-35JI Package Name A32 J65 A32 J65 A32 J65 A32 J65 A32 J65 A32 J65 A32 J65 A32 J65 Package Type 32-Lead Thin Quad Flatpack 32-Lead Plastic Leaded Chip Carrier 32-Lead Thin Quad Flatpack 32-Lead Plastic Leaded Chip Carrier 32-Lead Thin Quad Flatpack 32-Lead Plastic Leaded Chip Carrier 32-Lead Thin Quad Flatpack 32-Lead Plastic Leaded Chip Carrier 32-Lead Thin Quad Flatpack 32-Lead Plastic Leaded Chip Carrier 32-Lead Thin Quad Flatpack 32-Lead Plastic Leaded Chip Carrier 32-Lead Thin Quad Flatpack 32-Lead Plastic Leaded Chip Carrier 32-Lead Thin Quad Flatpack 32-Lead Plastic Leaded Chip Carrier Industrial Commercial Industrial Commercial Industrial Commercial Industrial Operating Range Commercial
256 x 9 Synchronous FIFO Speed (ns) 10 Ordering Code CY7C4201-10AC CY7C4201-10JC CY7C4201-10AI CY7C4201-10JI 15 CY7C4201-15AC CY7C4201-15JC CY7C4201-15AI CY7C4201-15JI 25 CY7C4201-25AC CY7C4201-25JC CY7C4201-25AI CY7C4201-25JI 35 CY7C4201-35AC CY7C4201-35JC CY7C4201-35AI CY7C4201-35JI Package Name A32 J65 A32 J65 A32 J65 A32 J65 A32 J65 A32 J65 A32 J65 A32 J65 Package Type 32-Lead Thin Quad Flatpack 32-Lead Plastic Leaded Chip Carrier 32-Lead Thin Quad Flatpack 32-Lead Plastic Leaded Chip Carrier 32-Lead Thin Quad Flatpack 32-Lead Plastic Leaded Chip Carrier 32-Lead Thin Quad Flatpack 32-Lead Plastic Leaded Chip Carrier 32-Lead Thin Quad Flatpack 32-Lead Plastic Leaded Chip Carrier 32-Lead Thin Quad Flatpack 32-Lead Plastic Leaded Chip Carrier 32-Lead Thin Quad Flatpack 32-Lead Plastic Leaded Chip Carrier 32-Lead Thin Quad Flatpack 32-Lead Plastic Leaded Chip Carrier Industrial Commercial Industrial Commercial Industrial Commercial Industrial Operating Range Commercial
17
CY7C4421/4201/4211/4221 CY7C4231/4241/4251
Ordering Information (continued)
512 x 9 Synchronous FIFO Speed (ns) 10 Ordering Code CY7C4211-10AC CY7C4211-10JC CY7C4211-10AI CY7C4211-10JI 15 CY7C4211-15AC CY7C4211-15JC CY7C4211-15AI CY7C4211-15JI 25 CY7C4211-25AC CY7C4211-25JC CY7C4211-25AI CY7C4211-25JI 35 CY7C4211-35AC CY7C4211-35JC CY7C4211-35AI CY7C4211-35JI Package Name A32 J65 A32 J65 A32 J65 A32 J65 A32 J65 A32 J65 A32 J65 A32 J65 Package Type 32-Lead Thin Quad Flatpack 32-Lead Plastic Leaded Chip Carrier 32-Lead Thin Quad Flatpack 32-Lead Plastic Leaded Chip Carrier 32-Lead Thin Quad Flatpack 32-Lead Plastic Leaded Chip Carrier 32-Lead Thin Quad Flatpack 32-Lead Plastic Leaded Chip Carrier 32-Lead Thin Quad Flatpack 32-Lead Plastic Leaded Chip Carrier 32-Lead Thin Quad Flatpack 32-Lead Plastic Leaded Chip Carrier 32-Lead Thin Quad Flatpack 32-Lead Plastic Leaded Chip Carrier 32-Lead Thin Quad Flatpack 32-Lead Plastic Leaded Chip Carrier Industrial Commercial Industrial Commercial Industrial Commercial Industrial Operating Range Commercial
1K x 9 Synchronous FIFO Speed (ns) 10 Ordering Code CY7C4221-10AC CY7C4221-10JC CY7C4221-10AI CY7C4221-10JI 15 CY7C4221-15AC CY7C4221-15JC CY7C4221-15AI CY7C4221-15JI 25 CY7C4221-25AC CY7C4221-25JC CY7C4221-25AI CY7C4221-25JI 35 CY7C4221-35AC CY7C4221-35JC CY7C4221-35AI CY7C4221-35JI Package Name A32 J65 A32 J65 A32 J65 A32 J65 A32 J65 A32 J65 A32 J65 A32 J65 Package Type 32-Lead Thin Quad Flatpack 32-Lead Plastic Leaded Chip Carrier 32-Lead Thin Quad Flatpack 32-Lead Plastic Leaded Chip Carrier 32-Lead Thin Quad Flatpack 32-Lead Plastic Leaded Chip Carrier 32-Lead Thin Quad Flatpack 32-Lead Plastic Leaded Chip Carrier 32-Lead Thin Quad Flatpack 32-Lead Plastic Leaded Chip Carrier 32-Lead Thin Quad Flatpack 32-Lead Plastic Leaded Chip Carrier 32-Lead Thin Quad Flatpack 32-Lead Plastic Leaded Chip Carrier 32-Lead Thin Quad Flatpack 32-Lead Plastic Leaded Chip Carrier Industrial Commercial Industrial Commercial Industrial Commercial Industrial Operating Range Commercial
18
CY7C4421/4201/4211/4221 CY7C4231/4241/4251
Ordering Information (Continued)
2K x 9 Synchronous FIFO Speed (ns) 10 Ordering Code CY7C4231-10AC CY7C4231-10JC CY7C4231-10AI CY7C4231-10JI 15 CY7C4231-15AC CY7C4231-15JC CY7C4231-15AI CY7C4231-15JI 25 CY7C4231-25AC CY7C4231-25JC CY7C4231-25AI CY7C4231-25JI 35 CY7C4231-35AC CY7C4231-35JC CY7C4231-35AI CY7C4231-35JI Package Name A32 J65 A32 J65 A32 J65 A32 J65 A32 J65 A32 J65 A32 J65 A32 J65 Package Type 32-Lead Thin Quad Flatpack 32-Lead Plastic Leaded Chip Carrier 32-Lead Thin Quad Flatpack 32-Lead Plastic Leaded Chip Carrier 32-Lead Thin Quad Flatpack 32-Lead Plastic Leaded Chip Carrier 32-Lead Thin Quad Flatpack 32-Lead Plastic Leaded Chip Carrier 32-Lead Thin Quad Flatpack 32-Lead Plastic Leaded Chip Carrier 32-Lead Thin Quad Flatpack 32-Lead Plastic Leaded Chip Carrier 32-Lead Thin Quad Flatpack 32-Lead Plastic Leaded Chip Carrier 32-Lead Thin Quad Flatpack 32-Lead Plastic Leaded Chip Carrier Industrial Commercial Industrial Commercial Industrial Commercial Industrial Operating Range Commercial
4K x 9 Synchronous FIFO Speed (ns) 10 Ordering Code CY7C4241-10AC CY7C4241-10JC CY7C4241-10AI CY7C4241-10JI 15 CY7C4241-15AC CY7C4241-15JC CY7C4241-15AI CY7C4241-15JI 25 CY7C4241-25AC CY7C4241-25JC CY7C4241-25AI CY7C4241-25JI 35 CY7C4241-35AC CY7C4241-35JC CY7C4241-35AI CY7C4241-35JI Package Name A32 J65 A32 J65 A32 J65 A32 J65 A32 J65 A32 J65 A32 J65 A32 J65 Package Type 32-Lead Thin Quad Flatpack 32-Lead Plastic Leaded Chip Carrier 32-Lead Thin Quad Flatpack 32-Lead Plastic Leaded Chip Carrier 32-Lead Thin Quad Flatpack 32-Lead Plastic Leaded Chip Carrier 32-Lead Thin Quad Flatpack 32-Lead Plastic Leaded Chip Carrier 32-Lead Thin Quad Flatpack 32-Lead Plastic Leaded Chip Carrier 32-Lead Thin Quad Flatpack 32-Lead Plastic Leaded Chip Carrier 32-Lead Thin Quad Flatpack 32-Lead Plastic Leaded Chip Carrier 32-Lead Thin Quad Flatpack 32-Lead Plastic Leaded Chip Carrier Industrial Commercial Industrial Commercial Industrial Commercial Industrial Operating Range Commercial
19
CY7C4421/4201/4211/4221 CY7C4231/4241/4251
Ordering Information (continued)
8K x 9 Synchronous FIFO Speed (ns) 10 Ordering Code CY7C4251-10AC CY7C4251-10JC CY7C4251-10AI CY7C4251-10JI 15 CY7C4251-15AC CY7C4251-15JC CY7C4251-15AI CY7C4251-15JI 25 CY7C4251-25AC CY7C4251-25JC CY7C4251-25AI CY7C4251-25JI 35 CY7C4251-35AC CY7C4251-35JC CY7C4251-35AI CY7C4251-35JI Document #: 38-00419-A Package Name A32 J65 A32 J65 A32 J65 A32 J65 A32 J65 A32 J65 A32 J65 A32 J65 Package Type 32-Lead Thin Quad Flatpack 32-Lead Plastic Leaded Chip Carrier 32-Lead Thin Quad Flatpack 32-Lead Plastic Leaded Chip Carrier 32-Lead Thin Quad Flatpack 32-Lead Plastic Leaded Chip Carrier 32-Lead Thin Quad Flatpack 32-Lead Plastic Leaded Chip Carrier 32-Lead Thin Quad Flatpack 32-Lead Plastic Leaded Chip Carrier 32-Lead Thin Quad Flatpack 32-Lead Plastic Leaded Chip Carrier 32-Lead Thin Quad Flatpack 32-Lead Plastic Leaded Chip Carrier 32-Lead Thin Quad Flatpack 32-Lead Plastic Leaded Chip Carrier Industrial Commercial Industrial Commercial Industrial Commercial Industrial Operating Range Commercial
20
CY7C4421/4201/4211/4221 CY7C4231/4241/4251
Package Diagrams
32-Lead Thin Plastic Quad Flatpack 7 x 7 x 1.0mm A32
32-Lead Plastic Leaded Chip Carrier J65
(c) Cypress Semiconductor Corporation, 1997. The information contained herein is subject to change without notice. Cypress Semiconductor Corporation assumes no responsibility for the use of any circuitry other than circuitry embodied in a Cypress Semiconductor product. Nor does it convey or imply any license under patent or other rights. Cypress Semiconductor does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress Semiconductor products in life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress Semiconductor against all charges.

▲Up To Search▲

Price & Availability of CY7C4221

	To Download CY7C4221 Datasheet File
If you can't view the Datasheet, Please click here to try to view without PDF Reader .